Le Generator: A Test Data Synthesis Framework

نویسنده

  • Stefan Arnborg
چکیده

Test data is needed to test any database application, but of extra importance when testing business intelligence/data warehousing systems, since they often require a larger volume of data and also often lack a user interface for entering data. This thesis describes Le Generator—a prototype of a framework for test data synthesis implemented in the Python programming language. I describe background, objectives and implementation. I also experiment with the prototype and evaluate its usability, versatility and performance. I finish with some analysis of the results, a few recommendations for similar future endeavors and a few suggestions for improvement, such as having clear priorities regarding usability/versatility, choosing a declarative and not Turing complete metadata specification language and making the user interface discoverable. Le Generator: Ett ramverk för syntes av testdata Sammanfattning Test data behövs för att testa alla databasapplikationer, men är extra viktigt för att testa business intelligence-system/datalager, då dessa ofta kräver större datavolymer och även ofta saknar användargränssnitt för datainmatning. Denna rapport beskriver Le Generator—en prototyp av ett ramverk för testdatasyntes implementerad i programmeringsspråket Python. Jag beskriver bakgrund, mål och implementation. Jag experimenterar även med den färdiga prototypen och utvärderar dess användarvänlighet, mångsidighet och prestanda. Jag avslutar med analys av resultaten, några rekommendationer för framtida liknande projekt och några förbättringsförlag, såsom att ha tydliga och konsekventa prioriteringar angående användbarhet respektive mångsidighet, välja ett deklarativt och ej Turing-fullständigt språk för metadataspecifikation och att ha ett upptäckbart användargränssnitt.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs

This work presents an efficient on-chip ramp generator targeting to facilitate the deployment of Built-In Self-Test (BIST) techniques for ADC static linearity characterization. The proposed ramp generator is based on a fully-differential switched-capacitor integrator that is conveniently modified to produce a very small integration gain, such that the ramp step size is a small fraction of the L...

متن کامل

Rapid FPGA Prototyping of a DAB Test Data Generator Using Protocol Compiler

Rapid FPGA Prototyping of a DAB Test Data Generator using Protocol Compiler Klaus Feske, Michael Scholz, Günther Döring, Mark Langer FhG IIS Erlangen Department EAS Dresden Zeunerstr. 38, D-01069 Dresden, Germany, e-mail: [email protected] 1 Motivation Conventionally, the controller design for structured data stream processing is not well supported by tools [SHM-96]. So, we are faced with a ...

متن کامل

اثر مهاری کروسین بر ملانوژنز در سلول‌های رده ملانومای موشی B16F10

Introduction: Saffron has some applications such as anti-spasmodic and analgesic effects in traditional medicine. The aim of this study was to evaluate the anti melanogenesis and antioxidant properties of crocin (one of the saffron active components) on B16F10 mouse melanoma cell line. Methods: In this experimental study, B16F10 cells were prepared from Pasteur Institute (NCBI) and were grow...

متن کامل

System Test Synthesis from UML Models of Distributed Software

The object-oriented software development process is increasingly used for the construction of both centralised and distributed systems. As yet, however, formal V&V techniques have not found much use in the object-oriented context, in spite of the fact that some are now mature enough to be exercised in real world applications. In this paper, we investigate the use of formal validation in a UML-b...

متن کامل

An algorithmic approach to optimizing fault coverage for BIST logic synthesis

Most approaches to the synthesis of built-in self test (BIST) circuitry use a manual choose-and-evaluate approach, where a particular BIST generator is chosen and then evaluated by faultsimulating the design with the vectors that the chosen generator generates. We develop an algorithmic synthesis-during-test approach in this paper, wherein the tasks of synthesizing the BIST logic and directed t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009